ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\config ExampleSetups\ASR\TIMIT\CPU ExampleSetups\ASR\TIMIT\CPU ExampleSetups\ASR\TIMIT\CPU ExampleSetups\ASR\TIMIT\decoding ExampleSetups\ASR\TIMIT\decoding ExampleSetups\ASR\TIMIT\decoding ExampleSetups\ASR\TIMIT\decoding ExampleSetups\ASR\TIMIT\decoding ExampleSetups\ASR\TIMIT\GPU ExampleSetups\ASR\TIMIT\GPU ExampleSetups\ASR\TIMIT\GPU ExampleSetups\ASR\TIMIT\GPU ExampleSetups\ASR\TIMIT\lib\cf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\mlf ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\ASR\TIMIT\lib\scp ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\LSTMLM ExampleSetups\LM\RNNLM\CPU ExampleSetups\LM\RNNLM\CPU ExampleSetups\LM\RNNLM\CPU ExampleSetups\LM\RNNLM\CPU ExampleSetups\LM\RNNLM\GPU ExampleSetups\LM\RNNLM\GPU ExampleSetups\LM\RNNLM\GPU ExampleSetups\LM\RNNLM\GPU ExampleSetups\LM\RNNLM\GPU ExampleSetups\LM\RNNLM ExampleSetups ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU ExampleSetups\SLU CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\config CheckInSuites\ASR\CPU CheckInSuites\ASR\CPU CheckInSuites\ASR\CPU CheckInSuites\ASR\CPU CheckInSuites\ASR\CPU CheckInSuites\ASR\CPU CheckInSuites\ASR\GPU CheckInSuites\ASR\GPU CheckInSuites\ASR\GPU CheckInSuites\ASR\GPU CheckInSuites\ASR\GPU CheckInSuites\ASR\GPU CheckInSuites\LM\RNNLM\CPU CheckInSuites\LM\RNNLM\CPU CheckInSuites\LM\RNNLM\CPU CheckInSuites\LM\RNNLM\GPU CheckInSuites\LM\RNNLM\GPU CheckInSuites\MNIST\CPU CheckInSuites\MNIST CheckInSuites\MNIST CheckInSuites\MNIST\GPU CheckInSuites\MNIST CheckInSuites\MNIST CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU CheckInSuites\SLU