Revision 008b69e4d52f2cbee3ed0d0502edd78155000b1a authored by Thomas Gleixner on 21 December 2016, 19:19:57 UTC, committed by Thomas Gleixner on 25 December 2016, 09:47:44 UTC
The mpic is either the main interrupt controller or is cascaded behind a GIC. The mpic is single instance and the modes are mutually exclusive, so there is no reason to have seperate cpu hotplug states. Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Thomas Petazzoni <thomas.petazzoni@free-electrons.com> Cc: Sebastian Siewior <bigeasy@linutronix.de> Cc: Marc Zyngier <marc.zyngier@arm.com> Link: http://lkml.kernel.org/r/20161221192112.333161745@linutronix.de Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
1 parent 6896bcd
File | Mode | Size |
---|---|---|
conf.py | -rw-r--r-- | 257 bytes |
docbook.rst | -rw-r--r-- | 3.5 KB |
index.rst | -rw-r--r-- | 294 bytes |
kernel-doc.rst | -rw-r--r-- | 12.7 KB |
parse-headers.rst | -rw-r--r-- | 4.3 KB |
sphinx.rst | -rw-r--r-- | 7.0 KB |
Computing file changes ...