Revision 075c733e19ce7530b53b78151cc4d303c8f64548 authored by Ralf Baechle on 05 July 2007, 07:14:21 UTC, committed by Ralf Baechle on 06 July 2007, 15:17:11 UTC
The RM7000 processors and the E9000 cores have a bug (though PMC-Sierra opposes it being called that) where invalid instructions in the same I-cache line worth of instructions being fetched may case spurious exceptions. The workaround for this was only enabled for E9000 cores; enable it also for all RM7000-based platforms. Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
1 parent 9349075
![swh spinner](/static/img/swh-spinner.gif)
Computing file changes ...