Revision 12be96f2e8e8706c22fbc41f17480d8f84b8b8f3 authored by Alexander Potapenko on 15 May 2018, 13:32:36 UTC, committed by Alexander Potapenko on 28 August 2018, 10:29:17 UTC
These functions touch memory one block at a time. Because they're often implemented in assembly, we just unpoison the output blocks and check the inputs.
1 parent 2a08666
| File | Mode | Size |
|---|---|---|
| Kconfig | -rw-r--r-- | 6.3 KB |
| Makefile | -rw-r--r-- | 1.6 KB |
| altera-cvp.c | -rw-r--r-- | 14.2 KB |
| altera-fpga2sdram.c | -rw-r--r-- | 5.0 KB |
| altera-freeze-bridge.c | -rw-r--r-- | 6.9 KB |
| altera-hps2fpga.c | -rw-r--r-- | 5.8 KB |
| altera-pr-ip-core-plat.c | -rw-r--r-- | 1.4 KB |
| altera-pr-ip-core.c | -rw-r--r-- | 5.0 KB |
| altera-ps-spi.c | -rw-r--r-- | 7.8 KB |
| dfl-afu-dma-region.c | -rw-r--r-- | 11.6 KB |
| dfl-afu-main.c | -rw-r--r-- | 14.5 KB |
| dfl-afu-region.c | -rw-r--r-- | 4.1 KB |
| dfl-afu.h | -rw-r--r-- | 2.9 KB |
| dfl-fme-br.c | -rw-r--r-- | 2.5 KB |
| dfl-fme-main.c | -rw-r--r-- | 6.3 KB |
| dfl-fme-mgr.c | -rw-r--r-- | 9.3 KB |
| dfl-fme-pr.c | -rw-r--r-- | 11.5 KB |
| dfl-fme-pr.h | -rw-r--r-- | 2.0 KB |
| dfl-fme-region.c | -rw-r--r-- | 2.0 KB |
| dfl-fme.h | -rw-r--r-- | 1.0 KB |
| dfl-pci.c | -rw-r--r-- | 6.1 KB |
| dfl.c | -rw-r--r-- | 25.9 KB |
| dfl.h | -rw-r--r-- | 12.1 KB |
| fpga-bridge.c | -rw-r--r-- | 10.8 KB |
| fpga-mgr.c | -rw-r--r-- | 17.6 KB |
| fpga-region.c | -rw-r--r-- | 6.9 KB |
| ice40-spi.c | -rw-r--r-- | 5.5 KB |
| machxo2-spi.c | -rw-r--r-- | 9.4 KB |
| of-fpga-region.c | -rw-r--r-- | 12.1 KB |
| socfpga-a10.c | -rw-r--r-- | 15.3 KB |
| socfpga.c | -rw-r--r-- | 17.1 KB |
| ts73xx-fpga.c | -rw-r--r-- | 4.3 KB |
| xilinx-pr-decoupler.c | -rw-r--r-- | 4.1 KB |
| xilinx-spi.c | -rw-r--r-- | 4.9 KB |
| zynq-fpga.c | -rw-r--r-- | 17.5 KB |
Computing file changes ...
