Revision 3dbcea54b3ff706c58f8e8d4470f5e5d3d24a6a0 authored by Mark Rutland on 15 March 2019, 12:22:36 UTC, committed by Catalin Marinas on 19 March 2019, 14:54:24 UTC
Fujitsu erratum 010001 applies to A64FX v0r0 and v1r0, and we try to
handle either by masking MIDR with MIDR_FUJITSU_ERRATUM_010001_MASK
before comparing it to MIDR_FUJITSU_ERRATUM_010001.
Unfortunately, MIDR_FUJITSU_ERRATUM_010001 is constructed incorrectly
using MIDR_VARIANT(), which is intended to extract the variant field
from MIDR_EL1, rather than generate the field in-place. This results in
MIDR_FUJITSU_ERRATUM_010001 being all-ones, and we only match A64FX
v0r0.
This patch uses MIDR_CPU_VAR_REV() to generate an in-place mask for the
variant field, ensuring the we match both v0r0 and v1r0.
Fixes: 3e32131abc311a5c ("arm64: Add workaround for Fujitsu A64FX erratum 010001")
Reported-by: "Okamoto, Takayuki" <tokamoto@jp.fujitsu.com>
Signed-off-by: Mark Rutland <mark.rutland@arm.com>
[catalin.marinas@arm.com: fixed the patch author]
Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
1 parent 6a019a9
| File | Mode | Size |
|---|---|---|
| Kconfig | -rw-r--r-- | 2.8 KB |
| Makefile | -rw-r--r-- | 580 bytes |
| core-card.c | -rw-r--r-- | 19.5 KB |
| core-cdev.c | -rw-r--r-- | 46.2 KB |
| core-device.c | -rw-r--r-- | 34.1 KB |
| core-iso.c | -rw-r--r-- | 10.6 KB |
| core-topology.c | -rw-r--r-- | 14.8 KB |
| core-transaction.c | -rw-r--r-- | 35.8 KB |
| core.h | -rw-r--r-- | 7.3 KB |
| init_ohci1394_dma.c | -rw-r--r-- | 9.6 KB |
| net.c | -rw-r--r-- | 41.6 KB |
| nosy-user.h | -rw-r--r-- | 629 bytes |
| nosy.c | -rw-r--r-- | 17.6 KB |
| nosy.h | -rw-r--r-- | 9.8 KB |
| ohci.c | -rw-r--r-- | 105.8 KB |
| ohci.h | -rw-r--r-- | 7.0 KB |
| sbp2.c | -rw-r--r-- | 46.5 KB |
Computing file changes ...
