Skip to main content

Browse the archive

Revision 840658b093976390e9537724f802281c9c8439f5 authored by Tom Rini on 05 July 2021, 15:11:28 UTC, committed by Tom Rini on 05 July 2021, 15:11:28 UTC 
Prepare v2021.07
 
Signed-off-by: Tom Rini <trini@konsulko.com>
1 parent 09576cd
Raw File
README.fsl-esdhc 
Freescale esdhc-specific options

	- CONFIG_SYS_FSL_ESDHC_LE
		ESDHC IP is in little-endian mode. Accessing ESDHC registers can be
		determined by ESDHC IP's endian mode or processor's endian mode.
	- CONFIG_SYS_FSL_ESDHC_BE
		ESDHC IP is in big-endian mode. Accessing ESDHC registers can be determined
		by ESDHC IP's endian mode or processor's endian mode.
back to top