Revision b9162d20ed493bc0d5ea3016647d636628e1f9d5 authored by Jiangfeng Xiao on 09 July 2019, 03:31:09 UTC, committed by David S. Miller on 09 July 2019, 21:29:26 UTC
The buf unit size of HI13X1_GMAC is cache_line_size, which is 64, so the address we write to the buf register needs to be shifted right by 6 bits. The 31st bit of the PPE_CFG_CPU_ADD_ADDR register of HI13X1_GMAC indicates whether to release the buffer of the message, and the low indicates that it is valid. Signed-off-by: Jiangfeng Xiao <xiaojiangfeng@huawei.com> Signed-off-by: David S. Miller <davem@davemloft.net>
1 parent 06ddc0d
| File | Mode | Size |
|---|---|---|
| Kconfig | -rw-r--r-- | 2.9 KB |
| Makefile | -rw-r--r-- | 580 bytes |
| core-card.c | -rw-r--r-- | 18.9 KB |
| core-cdev.c | -rw-r--r-- | 45.5 KB |
| core-device.c | -rw-r--r-- | 33.4 KB |
| core-iso.c | -rw-r--r-- | 9.8 KB |
| core-topology.c | -rw-r--r-- | 14.2 KB |
| core-transaction.c | -rw-r--r-- | 35.2 KB |
| core.h | -rw-r--r-- | 7.3 KB |
| init_ohci1394_dma.c | -rw-r--r-- | 9.0 KB |
| net.c | -rw-r--r-- | 41.7 KB |
| nosy-user.h | -rw-r--r-- | 629 bytes |
| nosy.c | -rw-r--r-- | 16.9 KB |
| nosy.h | -rw-r--r-- | 9.8 KB |
| ohci.c | -rw-r--r-- | 105.2 KB |
| ohci.h | -rw-r--r-- | 7.0 KB |
| sbp2.c | -rw-r--r-- | 45.9 KB |
Computing file changes ...
