Revision 08685be7761d69914f08c3d6211c543a385a5b9c authored by Nicholas Piggin on 11 January 2021, 06:24:08 UTC, committed by Michael Ellerman on 20 January 2021, 04:58:19 UTC
The L1D flush fallback functions are not recoverable vs interrupts,
yet the scv entry flush runs with MSR[EE]=1. This can result in a
timer (soft-NMI) or MCE or SRESET interrupt hitting here and overwriting
the EXRFI save area, which ends up corrupting userspace registers for
scv return.
Fix this by disabling RI and EE for the scv entry fallback flush.
Fixes: f79643787e0a0 ("powerpc/64s: flush L1D on kernel entry")
Cc: stable@vger.kernel.org # 5.9+ which also have flush L1D patch backport
Reported-by: Tulio Magno Quites Machado Filho <tuliom@linux.ibm.com>
Signed-off-by: Nicholas Piggin <npiggin@gmail.com>
Signed-off-by: Michael Ellerman <mpe@ellerman.id.au>
Link: https://lore.kernel.org/r/20210111062408.287092-1-npiggin@gmail.com
1 parent dd3a44c
| File | Mode | Size |
|---|---|---|
| include | ||
| .gitignore | -rw-r--r-- | 94 bytes |
| Kconfig | -rw-r--r-- | 7.7 KB |
| Makefile | -rw-r--r-- | 2.9 KB |
| default_cpio_list | -rw-r--r-- | 153 bytes |
| gen_init_cpio.c | -rw-r--r-- | 12.8 KB |
| gen_initramfs.sh | -rwxr-xr-x | 5.7 KB |
| initramfs_data.S | -rw-r--r-- | 1.2 KB |
Computing file changes ...
