Revision 82aeef0bf03684b377678c00c05e613f30dca39c authored by Li, Zhen-Hua on 13 September 2013, 06:27:32 UTC, committed by Joerg Roedel on 24 September 2013, 11:04:07 UTC
According to Intel Vt-D specs, the offset of Invalidation complete status register should be 0x9C, not 0x98. See Intel's VT-d spec, Revision 1.3, Chapter 10.4, Page 98; Signed-off-by: Li, Zhen-Hua <zhen-hual@hp.com> Signed-off-by: Joerg Roedel <joro@8bytes.org>
1 parent 0b6e856