swh:1:snp:79c9132b4a8931e989e318225e00e088ef6f383d
History
Tip revision: 82ccc52aa3782e1e682ec97d1fe7ba06805081b8 authored by rburkey2005 on 12 December 2019, 17:40:01 UTC
Revert "add modified script for LEM technical drawings."
Tip revision: 82ccc52
File Mode Size
AgcDrawingIndex.py -rwxr-xr-x 12.3 KB
BitmapZ0.sh -rwxr-xr-x 2.2 KB
MakeConnector.py -rwxr-xr-x 7.3 KB
MakeDualNorLib.py -rwxr-xr-x 12.7 KB
MakeTipueSearch.py -rwxr-xr-x 1.8 KB
addBackgroundPNG.py -rwxr-xr-x 3.7 KB
autoplaceKiCad.py -rwxr-xr-x 34.0 KB
bin_to_verilog_rom.py -rwxr-xr-x 1.5 KB
blockAnnotater.py -rwxr-xr-x 7.4 KB
dumbInitialization.py -rwxr-xr-x 11.4 KB
dumbTestbench.py -rwxr-xr-x 5.2 KB
dumbVerilog.py -rwxr-xr-x 34.5 KB
eelint.awk -rwxr-xr-x 4.6 KB
extractInstructionsFromTIM.awk -rw-r--r-- 953 bytes
extractMikeGates.awk -rwxr-xr-x 3.5 KB
fixRefds.awk -rw-r--r-- 1.5 KB
fixSchValues.awk -rwxr-xr-x 528 bytes
instruction_trans_decoder.py -rwxr-xr-x 6.4 KB
listConnectors.awk -rwxr-xr-x 1.6 KB
listConnectors.sh -rwxr-xr-x 1.4 KB
listConnectorsAllModules.sh -rwxr-xr-x 1.5 KB
makeAllGateTranslates.sh -rwxr-xr-x 1.3 KB
makeArchiveOrgLinkColumn.py -rwxr-xr-x 738 bytes
makeDrawingIndexTable.py -rwxr-xr-x 8.2 KB
makeGateTranslate.sh -rwxr-xr-x 1.6 KB
netlistCompare.py -rwxr-xr-x 11.7 KB
netlisterOP2.py -rwxr-xr-x 28.1 KB
normalizeUnpunchHtml.py -rwxr-xr-x 2.3 KB
normalizedMikeNets.py -rw-r--r-- 7.6 KB
pinDB2Lookup.awk -rwxr-xr-x 636 bytes
pins.txt -rw-r--r-- 193.0 KB
pinsBlockI.txt -rw-r--r-- 36.7 KB
pinsDbBlockI.awk -rw-r--r-- 1.5 KB
pooh.py -rwxr-xr-x 16.6 KB
printKiCad.sh -rwxr-xr-x 693 bytes
pullFromVcd.py -rwxr-xr-x 2.6 KB
snapKiCad25.awk -rwxr-xr-x 1.9 KB
tsvToHtml.py -rwxr-xr-x 2.7 KB
u_trans_decoder.py -rwxr-xr-x 1.9 KB
unpunch.py -rwxr-xr-x 7.8 KB
unpunchAll.sh -rwxr-xr-x 3.0 KB
unpunchAllGAEC.sh -rwxr-xr-x 3.4 KB
unpunchGAEC.py -rwxr-xr-x 9.3 KB
want1.py -rw-r--r-- 132.6 KB

back to top